# **Contextualization**

## and Design Check-in

By: sdmay25-28

### Digital ASIC Design

- Digital ASIC (Application Specific Integrated Circuit)
- Implementing an RISC-V processor on chip
  - $\circ$  Extending the RISC-V ISA
  - Customizable ALU (Custom Logic Unit (CLU))
  - $\circ$  Designed in Verilog
- Fabricate on silicone using eFabless process



## **Journey Map**

#### HARDWARE STUDENT JOURNEY MAP



	Our solution	Arduino/ Rasberry Pi	Altera/Xilinx
Pros	<ul> <li>Free</li> <li>Useful for learning computer architecture</li> <li>Design documentation</li> </ul>	<ul> <li>Cheap</li> <li>Embedded Software</li> <li>Widely used</li> <li>Various ways to implement</li> <li>Open-Source Projects</li> </ul>	<ul> <li>Can be used to create many implementations</li> <li>Useful for learning computer architecture</li> <li>Open-Source Projects</li> <li>Widely Used</li> </ul>
Cons	<ul> <li>Limited documentation</li> <li>Not widely used</li> <li>Not many implementations</li> </ul>	<ul> <li>Not free</li> <li>Not helpful for learning computer architecture</li> </ul>	<ul> <li>Expensive (\$200+)</li> <li>FPGA</li> <li>Pretty big in size</li> </ul>
<u> </u>			

## **Human**

- Our current design implements many items to help address the user's needs
  - RISC-V SOC in user space for new members to program
  - Accelerator object that experienced members can utilize
  - $\circ$  Documentation to support users





#### • Improvements

- Will be one of the first working chips back from efabless
- $\circ\,$  Simple design for users to learn about
- $\circ$  Ample documentation to read
- Drawbacks
  - $\circ$  Potential for chip to not work
    - Lots of checks before submitting to efabless and fabrication

#### Submitting your chip to the shuttle

- 1. Reserve your slot: \$200 deposit
- 2. Set up an Efabless Platform repository & push
- 3. Join shuttle through Efabless website/platform
- Get in early with preliminary:
   a. MPW Precheck job
  - b. Tapeout job
- 5. Iterate on your design as you need, repeating step 4

efabless

- 6. Design reviews & other support
- 7. Submit



#### • Internal Complexity

- $\circ$  Simple RISC-V softcore
  - Choose a simple core to let students understand it better
  - Easier to modify or learn from for future projects
  - Similar design to caravel RISC-V core
- External Complexity
  - $\circ$  No additional complexity past the efabless caravel
  - Users will be able to apply knowledge of the external caravel and wrapper to all other ChipForge projects
  - $\circ$  Cannot modify the caravel

